

Sept - 19

Note Title

19-09-2011

Homework Dead line : Thu 11:59 pm

28-4th (Minor Week)

Chapter - 4

✓ Architecture { Instructions
Registers
Op codes }


Organization { Design
Pipeline
Multiprocessor Issues }

What to Study?

MIPS Instruction Format
(Book Chapter 2)

Data Processing Instruction (32-bit Risc Format).

add, sub, and, or, nor.



MIPS → 32 registers
of DP Instructions → 64

6 bit immediate
5 bit for shifting 2 other operations

Data Transfer Instructions

Very few addressing modes supported in
MIPS
Register Offset & Register
& Immediate

Example: $lw \$s_1, 20(\$s_2)$


load word

base register.

Register-Offset Addressing Mode

Address = $20 + [\$s_2]$

Format:



lw \$s1, 20(\$s2)

↑ ↑ ↑
Rd Offset source

Branch

beq \$s1, \$s2, 20

In MIPS, there is no CPSR

[What did we
do in ARM?]

ARM (CPSR)


[CMP r1, r2
beq (20) ← some label]

cmp and branch are fused.

if ($r_1 == r_2$)

$$\begin{aligned} pc &+= 4 + (20 \times 4) \\ &+= 84 \end{aligned}$$

Jump/Function Call (Not there in ARM)



Take a look at Page -160 in the book.

Organization of the processor

(EEL 206)

List (Come up with Now)


TTL/RTL logic families

MUX, Decoder
Encoder


AND/OR/XOR
Full Adders

Minimal Amount of
Background
Reading.
(Wikipedia)

- 1) Latch (D-Flip Flop)
- 2) S-R flip flop.
- 3) SRAM memory cell
- 4) Clocking & synchronous logic



Circuit




$(r_3 = r_1 + r_2)$


- ⑤ 1) HW Implementations of Registers.
- ④ 2) Circuitry to add two values from registers.
- ⑤ 3) Register to hold the result

STATE Elements.

LATCH.




(Cross Coupled
NAND GATES)



$$Q = D \text{ and } \bar{Q}$$

Latch

A	B	Q
0	1	0
1	0	1
0	0	(Unst)
1	1	(No change)





(22 T)


CLK = 1
(No Change)

CLK = 0

The Transistor



$G \rightarrow$ gate
 $S \rightarrow$ Source
 $D \rightarrow$ Drain





doping:

$n \rightarrow$ P (Electron)
 $p \rightarrow$ B (Hole)

pmos




Inverter



NAND GATE


$(A \& B)$



(4 Transistors)

NOR GATE

$(A | B)$



September 21st

LATCH



22 Transistors to save ① bit
Is this a good idea?

Something Better

SRAM (Static Ram)


RAM → Random Access Memory

1 bit → 6 Transistors.



$V_{dd} = 1V$

- 1) Precharge $\frac{BL}{BL\bar{}} = 0$ to $0.5V$
- 2) Set $WL = 1$





3) Monitor the voltage difference (d)
in the SENSE AMP

4) If $d > 100 \text{ mV}$
(result to be 1)

$d < -100 \text{ mV}$
(result is 0)

Summary :- SRAMS (6 Transistor).

Dynamic RAM (DRAM) (1T) + (1CAP)



Periodically Refresh \rightarrow Read Write Value Again.

#	Transistors	Latch 22	SRAM 6	DRAM 1
Area	--	--	OK	++
Power	--	--	OK	++
Speed	++	++	+	--
Usage	<u>Pipeline.</u>		Caches	Main Memory

Size	(BMW) Bytes	(HYUNDAI i10) Kilo Bytes	(Truck) Giga Bytes
------	----------------	--------------------------------	-----------------------

Tutorial: Harsh Kumar.

Logi Sim

